Abstract: This paper presents novel circuit techniques to implement DDR I/O circuit design that can support multiple low-power standards in a state-of-art 7nm CMOS finfet process. Hybrid pull-up ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results